

# IMPLEMENTATION OF FIR BASED DIGITAL FILTER USING SIGNED MULTIPLIER

Thagarampudi Shanmukha<sup>\*1</sup>, and CH.Kanakalingeswararao<sup>#2</sup>

<sup>\*</sup>Student, Dept of Embedded Systems, Jogaiah Institute of Technology and Sciences College of Engineering, India

<sup>#</sup>Asst. Professor, Dept of Embedded Systems, Jogaiah Institute of Technology and Sciences College of Engineering, India

<sup>1</sup>shanu.raj82@gmail.com

<sup>2</sup>klr\_mani786@yahoo.co.in

**Abstract**— Low-cost finite impulse response (FIR) designs are presented using the concept of faithfully rounded Booth multipliers. We jointly consider the optimization of bit width and hardware resources without sacrificing the frequency response and output signal precision. Non-uniform coefficient quantization with proper filter order is proposed to minimize total area cost. Multiple constant multiplication/accumulation in a direct FIR structure is implemented using an improved version of Booth multipliers. In this proposed method we are implement the booth multiplier. In Booth multiplier to multiply the signed numbers also. Comparisons with previous FIR design approaches show that the proposed designs achieve the best area and power results.

**Index Terms**—Digital signal processing (DSP), faithful rounding, finite impulse response (FIR) filter, truncated multipliers, VLSI design

## I. INTRODUCTION

FINITE impulse response (FIR) digital filter is one of the fundamental components in many digital signal processing (DSP) and communication systems. It is also widely used in many portable applications with limited area and power budget. A general FIR filter of order M can be expressed as

$$y[n] = \sum_{i=0}^{M-1} a_i x[n - i].$$

In case of linear phase, the coefficients are either symmetric or anti-symmetric with  $a_i = a_{M-i}$  or  $a_i = -a_{M-i}$ .

There are two basic FIR structures, direct form and transposed form, the multiple constant multiplication (MCM)/accumulation (MCMA) module performs the concurrent multiplications of individual delayed signals and respective filter coefficients, followed by accumulation of all the products. Thus, the operands of the multipliers in MCMA are delayed input signals  $x[n - i]$  and coefficients  $a_i$ .




Fig 1 Structures of linear-phase even-order FIR filters: (a) Direct form and (b) transposed form.

The operands of the multipliers in the MCM module are the current input signal  $x[n]$  and coefficients. The results of individual constant multiplications go through structure adders (SAs) and delay elements. In order to avoid costly multipliers, most prior hardware implementations of digital FIR filters can be divided into two categories: multiplier based and memory based.

Multiplier-based designs realize MCM with shift-and add operations and share the common sub operations using canonical signed digit (CSD) recoding and common sub-expression elimination (CSE) to minimize the adder cost of MCM. The more area savings are achieved by jointly considering the optimization of coefficient quantization and CSE. Most multiplier MCM-based FIR filter designs use the transposed structure to allow for cross-coefficient sharing and tend to be faster, particularly when the filter order is large. However, the area of delay elements is larger compared with that of the direct form due to the range expansion of the constant multiplications and the subsequent additions in the

SAs. Blad and Gustafsson presented high-throughput (TP) FIR filter designs by pipelining the carry-save adder trees in the constant multiplications using integer linear programming to minimize the area cost of full adders (FAs), half adders (HAs), and registers (algorithmic and pipelined registers).




Fig 2 Three stages in digital FIR filter design and implementation.

Memory-based FIR designs consist of two types of approaches: lookup table (LUT) methods and distributed arithmetic (DA) methods. The LUT-based design stores in ROMs odd multiples of the input signal to realize the constant multiplications in MCM. The DA-based approaches recursively accumulate the bit-level partial results for the inner product computation in FIR filtering.

In this brief, we present low-cost implementations of FIR filters based on the direct structure with faithfully rounded truncated multipliers. The MCMA module is realized by accumulating all the partial products (PPs) where unnecessary PP bits (PPBs) are removed without affecting the final precision of the outputs. The bit widths of all the filter coefficients are minimized using non-uniform quantization with unequal word lengths in order to reduce the hardware cost while still satisfying the specification of the frequency response.

## II. COEFFICIENT QUANTIZATION AND OPTIMIZATION

A generic flow of FIR filter design and implementation can be divided into three stages: finding filter order and coefficients, coefficient quantization, and hardware optimization, in the first stage, the filter order and the corresponding coefficients of infinite precision are determined to satisfy the specification of the frequency response. Then, the coefficients are quantized to finite bit accuracy. Finally, various optimization approaches such as CSE are used to minimize the area cost of hardware implementations. Most prior FIR filter implementations focus on the hardware optimization stage.

```

Given specification of frequency response;
M = Parks_McClellan(); // Find FIR filter order M

// Step 1: Uniform Quantization
area_min = MAX;
while () {
  coeff = remez(M); // Find FIR filter coefficients for given M
  B ← 0;
  while ( freq_resp_satisfied(B) = 0 )
    B ← B + 1; // Quantize coefficients to B bits
  Select CSD or radix-4 Booth recoding with fewer nonzero digits;
  area = area_cost_estimate(B); // estimate total area cost of FIR filter
  if (area < area_min) {
    area_min = area;
    M ← M + 1;
  }
  else {
    M ← M - 1;
    break;
  }
}

// Step 2: Non-uniform Quantization
N = { M/2 M is even // N non-redundant coeffs. for linear phase FIR
      (M+1)/2 M is odd
}
Bi ← B, i = 0, 1, ..., N-1;
while () {
  reduction = 0;
  for (i=0 to N-1)
    if ( freq_resp_satisfied(Bi-1) = 1 ) {
      Bi ← Bi - 1;
      reduction = 1;
    }
  if (reduction = 0) break; // no further bit-width reduction is possible
}

// Step 3: Coefficient Fine-tune
while () {
  reduction = 0;
  for (i=0 to N-1) {
    ai ← ai + 2-Bi; // increase each coefficient value by 1 ulp
    if ( freq_resp_satisfied(Bi-1) = 1 ) {
      Bi ← Bi - 1;
      reduction = 1;
    }
    continue; // continue fine-tune for next coefficient
    ai ← ai - 2-Bi; // decrease each coefficient value by 1 ulp
    if ( freq_resp_satisfied(Bi-1) = 1 ) {
      Bi ← Bi - 1;
      reduction = 1;
    }
  }
  if (reduction = 0) break; // end of for loop for every coefficients
  if (reduction = 0) break; // no bit width reduction is possible
}
  
```

Fig 3 Proposed algorithms of coefficient quantization and fine tuning

In this brief, we adopt the direct FIR structure with MCMA because the area cost of the flip-flops in the delay elements is smaller compared with that of the transposed form. Furthermore, we jointly consider the three design stages in order to achieve more efficient hardware design with faithfully rounded output signals.




Fig 4 Multiplication/accumulation using (a) individual PP compression and (b) combined PP compression

After coefficient quantization, we perform recoding to minimize the number of nonzero digits. In this brief, we consider CSD recoding with digit set of  $\{0, 1, -1\}$  and radix-4



0	0	0	+0*multiplicand
0	0	1	+1*multiplicand
0	1	0	+1*multiplicand
0	1	1	+2*multiplicand
1	0	0	-2*multiplicand
1	0	1	-1*multiplicand
1	1	0	-1*multiplicand
1	1	1	-0*multiplicand

Table 2

Here  $-2 \times \text{multiplicand}$  is actually the 2s complement of the multiplicand with an equivalent left shift of one bit position. Also,  $+2 \times \text{multiplicand}$  is the multiplicand shifted left one bit position which is equivalent to multiplying by 2. To enter  $\pm 2 \times \text{multiplicand}$  into the adder, an  $(n+1)$ -bit adder is required. In this case, the multiplicand is offset one bit to the left to enter into the adder while for the low-order multiplicand position a 0 is added. Each time the partial product is shifted two bit positions to the right and the sign is extended to the left. During each add-shift cycle, different versions of the multiplicand are added to the new partial product depends on the equation derived from the bit-pair recoding table above.

Let's see some examples:

$$\begin{array}{r}
 000011 \quad (+3) \\
 \times 011101 \quad (+29) \\
 \hline
 \phantom{0000}0000011 \\
 1111111101 \\
 00000110 \\
 \hline
 1 \leftarrow 000001010111 \quad (+87)
 \end{array}$$

Example 2:

$$\begin{array}{r}
 111101 \quad (-3) \\
 \times 011101 \quad (+29) \\
 \hline
 \phantom{0000}0000011 \\
 1111111101 \\
 00000110 \\
 \hline
 1 \leftarrow 111110101001 \quad (-87)
 \end{array}$$

2s complement of multiplicand

$$\begin{array}{r}
 11111111101 \\
 \rightarrow 000000011 \\
 11111010 \\
 \hline
 1 \leftarrow 111110101001 \quad (-87)
 \end{array}$$


Example 3:

$$\begin{array}{r}
 111101 \quad (-3) \\
 \times 100011 \quad (-29) \\
 \hline
 \phantom{0000}0000011 \\
 1111111101 \\
 00000110 \\
 \hline
 1 \leftarrow 000001010111 \quad (+87)
 \end{array}$$


Shifted 2s complement

#### IV. EXPERIMENTAL RESULTS


Block diagram



RTL schematic



Technology schematic




## V. CONCLUSION

This brief has presented low-cost FIR filter designs by jointly considering the optimization of coefficient bit width and hardware resources in implementations. In this method we are used the Booth multiplier. By using Booth multiplier to multiply the signed numbers also. Although most prior designs are based on the transposed form, we observe that the direct FIR structure with faithfully rounded MCMAB leads to the smallest area cost and power consumption.

## REFERENCES

- [1] P. K. Meher, "New approach to look-up-table design and memory-based realization of FIR digital filter," IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 57, no. 3, pp. 592–603, Mar. 2010.
- [2] P. K. Meher, S. Candrasekaran, and A. Amira, "FPGA realization of FIR filters by efficient and flexible systolization using distributed arithmetic," IEEE Trans. Signal Process., vol. 56, no. 7, pp. 3009–3017, Jul. 2008.
- [3] F. Xu, C. H. Chang, and C. C. Jong, "Contention resolution—A new approach to versatile subexpressions sharing in multiple constant multiplications," IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 55, no. 2, pp. 559–571, Mar. 2008.
- [4] F. Xu, C. H. Chang, and C. C. Jong, "Contention resolution algorithms for common subexpression elimination in digital filter design," IEEE Trans. Circuits Syst. II, Exp. Briefs, vol. 52, no. 10, pp. 695–700, Oct. 2005.
- [5] I.-C. Park and H.-J. Kang, "Digital filter synthesis based on an algorithm to generate all minimal signed digit representations," IEEE Trans. Comput.-Aided Design Integr. Circuits Syst., vol. 21, no. 12, pp. 1525–1529, Dec. 2002.
- [6] A. Blad and O. Gustafsson, "Integer linear programming-based bit-level optimization for high-speed FIR filter architecture," Circuits Syst. Signal Process., vol. 29, no. 1, pp. 81–101, Feb. 2010.
- [7] F. Xu, C. H. Chang, and C. C. Jong, "Design of low-complexity FIR filters based on signed-powers-of-two coefficients with reusable common subexpressions," IEEE Trans. Comput.-Aided Design Integr. Circuits Syst., vol. 26, no. 10, pp. 1898–1907, Oct. 2007.
- [8] Y. J. Yu and Y. C. Lim, "Design of linear phase FIR filters in subexpression space using mixed integer linear programming," IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 54, no. 10, pp. 2330–2338, Oct. 2007.
- [9] K. C. Bickerstaff, M. Schulte, and E. E. Swartzlander, Jr., "Reduced area multipliers," in Proc. Int. Conf. Appl.-Specific Array Processors, 1993, pp. 478–489.
- [10] R. Huang, C.-H. H. Chang, M. Faust, N. Lotze, and Y. Manoli, "Signextension avoidance and word-length optimization by positive-offset representation for FIR filter design," IEEE Trans. Circuits Syst. II, Exp. Briefs, vol. 58, no. 12, pp. 916–920, Oct. 2011.
- [11] M. M. Peiro, E. I. Boemo, and L. Wanhammar, "Design of high-speed multiplierless filters using a nonrecursive signed common subexpression algorithm," IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process., vol. 49, no. 3, pp. 196–203, Mar. 2002.
- [12] C.-H. Chang, J. Chen, and A. P. Vinod, "Information theoretic approach to complexity reduction of FIR filter design," IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 55, no. 8, pp. 2310–2321, Sep. 2008.
- [13] S. Hwang, G. Han, S. Kang, and J.-S. Kim, "New distributed arithmetic algorithm for low-power FIR filter implementation," IEEE Signal Process. Lett., vol. 11, no. 5, pp. 463–466, May 2004.
- [14] H.-J. Ko and S.-F. Hsiao, "Design and application of faithfully rounded and truncated multipliers with combined deletion, reduction, truncation, and rounding," IEEE Trans. Circuits Syst. II, Exp. Briefs, vol. 58, no. 5, pp. 304–308, May 2011.

## Design summary



## Simulation Output



- [15] H. Samueli, "An improved search algorithm for the design of multiplierless FIR filters with powers-of-two coefficient," IEEE Trans. Circuits Syst., vol. 36, no. 7, pp. 1044–1047, Jul. 1989.
- [16] Y. C. Lin and S. Parker, "Discrete coefficient FIR digital filter design based upon an LMS criteria," IEEE Trans. Circuits Syst., vol. 30, no. 10, pp. 723–739, Oct. 1983.
- [17] U. Sudha Rani, S.P. Suresh Naik "LUT based FIR Filter Design & implementation on FPGA using Faithfully Rounded Truncated Multiple Constant Multiplication/Accumulation" published in International Journal of Engineering Research Volume No.3 Issue No: Special 2,

CH.KANAKALINGESWARARAO received the M.Tech degree from JNTUK, Swak, Jawaharlal Nehru Technological University, Kakinada in 2012. Currently he is working as Associate Professor in JITS Engineering College, Kalagampudi. He has ten years of experience in teaching. Previously he has worked in swarnadhra college of engineering, Narasapuram. His research interests FPGA Implementation of Scalable Encryption Algorithm

**AUTHOR'S DETAILS:**

THAGARAMPUDI SHANMUKHA received her B.Tech Degree in ECE from Akula Sree Ramulu College of Engineering, Tanuku West Godavari (Dt), in 2011. Presently, he is pursuing the M.Tech degree in Embedded Systems from JOGIAH INSTITUTE OF TECHNOLOGY AND SCIENCES COLLEGE OF ENGINEERING Kalagampudi, West Godavari (Dt). At present, he is engaged in "IMPLEMENTATION OF FIR BASED DIGITAL FILTER USING SIGNED MULTIPLIER".